## SimDE<sup>™</sup> *MODEL*

#### Modeling your device with performance and accuracy



V4.2 - Release 201309

Doc version: V1.0

## What's New in V4.2 201309

- Supports IBIS VT/IT initial delay trim requirement
- Enabled to specify stimulus Rising/Falling edges for VT curve extractions
- Enabled to specify IBIS VT/IT curve total length control
- Allowed user to specify the maximum VT/IT point numbers for file size reduction

## **SimDE**<sup>™</sup>MODEL

- The first complete IBIS model development and validation tool
  - Support all IBIS buffer type extraction / generation
  - Automated differential IBIS model (True, Pseudo and Half) extraction / generation
  - Integrated IBIS model validation for single-end and differentialpair IBIS buffers
  - Support IBIS 5.0 PDN feature extractions
- The industry first Spice Macromodel development tool with Fitting and Validating functionalities
  - Support advance digital buffer model development
  - Automated Fitting and Validating functionalities with golden waveforms
  - Support analog model development

# IBIS VT/IT initial delay trim and curve length control

	C_Comp Setting	
	<ul> <li>Frequency For C_comp Extraction (MHz)</li> <li>Spice V-T Curve Simulation Setting</li> <li>Static Delay(ns):</li> <li>Pulse Delay:</li> <li>Ul(ns):</li> <li>10</li> <li>Cycle:</li> <li>2</li> </ul>	Proper Initial delay trim and curve length control will help for overclocking
$\langle$	Ivpical     Minimum     Maximum       Init-Delay Trim(ns)     0.2     0.2     0.08       Stimulus_High(V)     3.3     3.1     3.5	issue in IBIS simulations
	Stimulus_Low(V) 0 0 0	
	Max. VT Points 400 Max. IT Points 300	
	Time Step(ps) 25 Time Stop(ns) 12.080	
	Spice I-V Curve Simulation Setting	

# Stimulus Rising / Falling edge control for IBIS VT extraction

Spice TV Curve Simulation	Setting				
Switching Edge	Rising(ps)	2	Falling(ps)	2	

This feature enables the total control for VT extraction stimulus configurations. It will allow to generate more accurate models for new advanced buffers

## IBIS VT/IT Maximum Point Number Control

The most of times, VT/IT curves will only need few hundred points for keeping the accuracy of the models. This maximum number control will allow to minimize the file size significantly.

C_Comp Setting	
Frequency For C_comp Extraction (MHz)	
Spice V-T Curve Simulation Setting	
Static Delay(ns): 2 IBIS VT-IT Length(ns) 10.000	
O Pulse Delay: Ul(ns): 10 Cycle: 2	
Typical Minimum Maximum	
Init-Delay Trim(ns) 0.2 0.2 0.08	
Stimulus_High(V) 3.3 3.1 3.5	
Stimulus_Low(V) 0 0 0	
Max. VT Points 400 Max. IT Points 300	$\triangleright$
Time Step(ps) 25 Time Stop(ns) 12.080	
Spice I-V Curve Simulation Setting	
Transfer to a training	

## Current-Mode True-differential pair Support

	8 - Stimulus_N 9 - Pad_N	dn • • • • • • • • • • • • • • • • • • •	•		
	Buffer Mode Settings				
	Common-mode	Voltage Auto Detection	Common-mode Vo	ltage Setting	
D	Current Mode	Differer	ntial R_Load (Ohm)	100	$\mathbf{>}$
	Reference Voltages (V)	TERLES			
	Pullup	Typical Minim 1.15	uni maxin	num	

Out of ordinary IBIS extraction methods with enhanced Weighted Best Point Reduction algorithm for accurate current-mode true-differential IBIS buffer model extractions

## Selectable Extraction Simulation ONLY options for time consuming long simulations

Simulations			
📝 I-V / ISSO	Die Capacitance		Due Circulation (c) ONLY
📝 V-T / I-T	@Frequency (MHz)	1000	Run Simulation(s) ONLY
	Data Use o	old LIS format with synta	ax checker
Use Existing			
Use Existing			

## Using script for simulation queue. Simulate first, extraction process using existing data later

## Enhanced batch-mode operation for large number buffer generations in one project

C:\IOMETH>bibisgen

SimDE MODEL batch command program - IBISGEN Copyright 2006-2012 IO Methodology Inc. All rights reserved.

Missing SimDE MODEL Project(.prj) file

Help: Usage: bIBISGen (project file .prj) <option> Options: (case sensitive) -SimOnly: Simulations Only -CapSimFreq: DieCap Extraction Frequency in MHz (need to be used with -SimOnly option) -h or -Help: Help Contents Examples: bIBISGen test.prj bIBISGen test.prj -SimOnly bIBISGen test.prj -SimOnly -CapSimFreq 2500

C:\IOMETH>

## Flexibility for IBIS version 3.2/4.2/5.0 buffer model generation to fit your customer needs


Choose the IBIS version your customer needs. SimDE<sup>™</sup> will automatically generate version compatible IBIS buffers.

Warning / Correct		.2		
TV Mismatch To	5	.0	Correction	
	Sterance (%).	1	5	
C_Comp Setting				
Frequency I	For C_comp Ext	raction (MHz)	100	
Spice V-T Curve S	imulation Settir	ng		
Static Delay(n)	s): 0			
Pulse Delay:	UI(ns): 1	Cycle:	0	
Stimulus Levels	Typical	Minimum M	laximum	
High(V)	1.15		1.32	
Low(V)	0	0	0	
Spice I-V Curve S	imulation Settin	g		
-Transient Analy	sis	-		
Step (ns):	200	Delay (n	s): 200	
Step - the time	step size for ca	pturing the current	t	
Delay - the tim	e delay before n	neasurement start	ts	
🔲 Use DC Ana	alysis Mode			
PDN Features				
Composite	Current	ISSO		


## Supports SubModel (Dynamic Clamping) IBIS model type extractions

	Model Header							
	ModelType	I/O •						
	Vinl(V)	I/O_ECL 3-state_ECL	Vinh(V)	2		Vmeas(V)	1.65	
Ш	Vref(V)	Output_ECL Input_ECL	Cref(pF)	15		Rref(ohm)	50	
H		I/O I/O_open_sink I/O_open_drain						
	Preferences	I/O_open_source 3-state <sup>S</sup> Input Terminator			< B	ack Next >	Cancel	
		Submodel Output	_	-				
f		Open_drain Open_sink Open_source						


# IBIS 5.0 PDN features with build-in test circuit



## **IBIS VALIDATOR**



## WAVFORM 3D View



## Flexible stimulus controls for IBIS model generations


- Delays
  - Static
  - Pulse
- Levels
  - High/Low
  - Typ/Min/Max

	ve Simulation Setting Delay (ns): 0		
O Pulse D		Cycles	: 0
Stimulus Le	evels Typical	Minimum	Maximum
High (V)	3.3	3.1	3.5
Low (V)	0	0	0

## Stimulus level control for different corner IBIS validations

Image: Stimulu   Stimulu	<u>R</u> ep	orts	<u>T</u> o	ols	<u>H</u> elp	)																					
Name       Typical       Slow       Fast         Shigh       3.3       3.1       3.5					<b>₽</b>		8				• ¢	<b>1</b>						) 💟		<b>B</b>							
Stimulu Stimulus Generator PRBS4 Differential Unit Interval 2505 High Livel \$high Low										p	robe	ə1		F	arar	meter	r edit	or								×	
Shigh 3.3 3.1 3.5											П			H.	Na	ame			Туріс	al		Slow			Fast	 	1
Stimulu Stimulu V1 V1 V1 V1 V1 V1 V1 V1 V1 V1 V1 V1 V1															Sh	igh						3.1				 	
			S	timu	ulu		PR Diffe Unit	BS4 erent Inte igh L	tial rval evel	• 25ns \$high			Edg	w													
Customized Bits OK Cancel						Cu	ustom	nized	Bits											C	ж		Cance	1			

## Advanced "weighted" Best-Point algorithm for I-V curve representations



## Both Transient and DC analysis modes available for I-V curve extractions

Spice I-V Curve Simulation Setting         Transient Analysis         Step (ns):       200         Delay (ns):       200         Step - the measurement time step size for capturing the current         Delay - the time delay before measurement starts	Spice V-T Curve Simulation Setting       Delay(ns):	
Use DC Analysis Mode	Transient Analysis         Step (ns):       200         Delay (ns):       200         Step - the measurement time step size for capturing the current         Delay - the time delay before measurement starts	

#### Insured to get the best result for I-V curve extractions

Spectre DC Analysis mode is not available in V2.2

## Integrated MSIM simulator support for extraction and validation

M	18	Options	×
	General Tool Pat	th Info Simulation Options	
	Path Information		
	HSPICE	hspice	
	ELDO	eldo	
	SPECTRE	spectre	
	TISPICE	tispice	
	MSIM	msim	>
	SignalMeth	SignalMeth	
	Text Editor	gedit 🛛 🗹 Default	
	IBIS Editor	gedit 🛛 🔽 Default	
		🗙 <u>С</u> апсеl 🖉 <u>О</u> К	

ADE
General
Default SI
Simulato
0+
ОТ
u
он от

## **Model Selector Builder**

• Build [Model Selector] from different IBIS files

• Load, Edit, Remove functionalities

• Can be added as a pin in IBIS file generation wizard

	i	n_p	•		ou	t_n		•	Port
		n_r ut_r	IBIS Model Selector [Model Selector] Model Name DQ_FULL DQ_HALF			Descriptions DQ_FULL DQ_HALF		Load	Port 3 Port
	IBIS File Preference Diff Pair Set Diff Pa Unset Diff P Switch Polar Diff Spec.	ir 'air ity	Available Models Model Name DQ_FULL DQ_HALF			Model Type 3-state I/O		Remove	5
2000 R_pin 81m 128m 127m 110m	L_pin 6.00nH 5.44nH 5.33nH 4.76nH	C_pin 0.903pF 0.980pF 0.957pF 0.801pF	Location: IBIS File: Model Type:	C:\IOMeth\\ All Buffers	working\avant	\Projects\Test\tutorial\II	BIS_Files\[ ¥	Browse	F
107m	4.81nH	0.687pF					Buik	d Cancel	

## Manual Common-mode voltage setting option for differential pair IBIS extractions

- Manual common-mode voltage setting option
- Auto-detection still available
- Increase IBIS buffer model accuracy by setting precision common-mode voltages for each corners

IS Diff Buffe	r Generati	on Setting		X
Node Mapping				
1 - Stimulus	in_p		~	Inverter
2 - Pad	out_p	)	~	3 4
3 - Pullup	vdd		~	1-2
4 - Power Cla	mp NA		~	
5 - Pulldown	gnd	gnd		
6 - Grouond C	lamp NA	NA		0 2
7 - Enable	NA	NA		Active LOW ,
8 - Stimulus_N	in_n	in_n out_n		Common-mode Voltage Auto Detection
9 - Pad_N	out_r			Common-Mode Voltage Setting
-Reference Volt Pullup	ages (v)	Common-Mode Typical	e Voltage Minim 1.3	
Pulldown Power Clar Ground Cla	· _	1.5		Cancel
Power Clar Ground Clar		0		
Power Clar Ground Clar	· _			
Power Clar Ground Clar - Model Header		0		
Power Clar Ground Clar Model Header Model Type Vinl(V)				Cancel


## **Multiple Simulator integrations**

### Supports

- Synopsys HSpice
- Cadence Spectre
- Mentor Eldo
- Texas Instrument Spice3
- Legend MSIM
- Seamless switching capability

MOR		Option	s	×
General	Tool Path Info	Simulation Op	tions	
Default S	heet Options:			
Simulat	or Selection			
0	HSpice	⊖ Eldo	O Spectre	
0	TISpice	MSIM		
	Use Extract Sim	ulator for IBIS Va	lidation	
L				
			X <u>C</u> ancel 4	

## **IBIS Buffer Generation**



## **IBIS Generation Setting Wizards**


S Diff Buffer Ger	neration Setting		
Node Mapping			
1 - Stimulus	dp	V 🗌 Inverte	er
2 - Pad	txp	~	34
3 - Pullup	vtt	~	1-1-2
4 - Power Clamp	NA	~	
5 - Pulldown	VSS	*	5 6
6 - Grouond Clamp	NA	~	50
7 - Enable	NA	Active	LOW
8 - Stimulus_N	dn	~	
9 - Pad_N	txn	~	Node
Pullup Pulldown Power Clamp	1.5 0 1.5	1.1 0 1.1	Maxin Mapping
Ground Clamp	0	0	0
Model Header			
	t 🔽		
Model Type Output			
Model Type Outpu Vinl(V)	Vinh(V)		Vmeas(V) 0.75
	Vinh(V) Cref(pF)	15	Vmeas(V)     0.75       Rref(ohm)     50

	C_comp xtraction				
IBIS Buffer Parameter Loting	;				
C_Comp (pF)					
Typical:	Minimum:		Maximu	m:	
Temperature (Centigrade Degree)					
Typical: 25	Minimum: 1	00	Maximu	m: 0	
Test Fixture					
R_fixture (ohm): 50	C_fixture(pF):	)	V_f	ixture Setti	ng
Spice VT Curve Simulation Setting .TRAN Setting Time Step (ps)	): 25	Time St	op (ns): 15		]
LIB					
Lib File	Lib	Тур	Slow	Fast	
C:\IOMeth\working\S		~			
C:\IOMeth\working\S		<b>N</b>			
C:\IOMeth\working\S	-	<u>र</u>			Node
C:\IOMeth\working\S	DIO	<b>▼</b>		NЛ	onning
				IVI	apping
Cancel Preference				revious	ок
			<< P	revious	


## Extraction with existing data

- Save simulation time
- Capable for other simulator and / or measurement output
- With syntax checker


Simulations			
🔽 I-V / ISSO	Die Capacitance		Run Simulation(s) ONLY
V-T / I-T	@Frequency (MHz)	1000	Run Sinulation(s) ONET
Use Existing D	)ata	ld LTS format wi	th syntax checker
Use Existing D	Data Use o	ld LIS format wi	th syntax checker
Use Existing D	Data 📃 Use o	ld LIS format wi	th syntax checker




## Easy IBIS curve inspection



### Build-in Test circuit and Flexible Topology Editor for Validations




### **Seamless Validation**




## **Comprehensive IBIS File Builder**


						<b>IBIS Component</b> -	Add Pin			×
						[Pin]: Signal Name:	2 Q0B			
						Signal Model:	QOUT		Assign	
						bighar Model.	O Power O Grou	und 💿 Signal	O NC	
						Pin Parasitics				
Creating IBIS C	Component					R_pin:	0.45016 L_pin: 2	2.31200nH C_pin: 0.39	282pF	
File Name	Test			IBIS File		Signal Information				
[Component]	Buffer			Diff Pair			Library IBIS Files		<u> </u>	
[Package]	Тур	Min	Max	Set Diff Pair			\$LocalProject\Libraries\sn	165el11.ibs	Browse	
R_pkg		Om	Om			IBIS Component:			<b>*</b>	
	On	On	On	Unset Diff Pair		Model Type:			~	_
				Switch Polarity		[Pin] Signal_Na 1 Q0	ame Model_Name QOUT	Diff_pin R_pin 0.41551	L_pin C_pin 2.46728nH 0.46661pF	_
C_pkg	Op	Op	Op	Diff Spec.		2 Q0B	QOUT	0.45016	2.31200nH 0.39282pF	
						4 Q1B	QOUT QOUT	0. <del>4</del> 5022 0.41536	2.31675nH 0.39342pF 2.47060nH 0.46538pF	
[Pin] Signal		_Name Model_		R_pin         L_pin         C_pir           0.45016         2.31200nH         0.392		6 DB 7 D	DIN_S DIN_S	0.24315 0.24302	1.88180nH 0.44363pF 1.86517nH 0.44245pF	
2 Q0B 1 Q0	QOUT QOUT	Output Output		0.45016 2.31200nH 0.392 0.41551 2.46728nH 0.466			_			
									QK Cancel	
		_								
Edit	Add Remov	ve		Save Pin List Impor	rt Pin List					
Help				Grenerate Ca	ancel					

### Macromodel Builder







### Fitting Result (DPI:1.14%, DAI:1.49%)



### Free-Form Topology Editor for Validation



## Validation Result



© 2006-2013 IO Methodology Inc.



http://www.iometh.com